Overview

Jumpstart your career in FPGA Design Verification through an invaluable internship role focusing on SystemVerilog and UVM methodologies. Gain hands-on experience in building complex testbenches and validating designs against specifications. In this internship, you’ll be engaged in verifying FPGA designs at block, subsystem, and system levels. Responsibilities

Conduct verification across different FPGA design levels Create and implement verification plans Perform regression and negative testing Analyze waveforms for debugging Work with design teams for collaboration Qualifications

Experienced in SystemVerilog and UVM Knowledgeable in RTL and FPGA tools Scripting proficiency in Python or Bash Familiar with high-speed communication standards Robust analytical skills in identifying design gaps

#J-18808-Ljbffr